

ABSTRACT OF THE DISCLOSURE

A processor may comprise fetch logic that retrieves instructions from memory, decode logic coupled to the fetch logic, and an active program counter selectable as either a first program counter or a second program counter. Further, an instruction may be replaced by a
5 micro-sequence comprising one or more instructions and the active program counter also may switch between the first and second program counters.